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Using LDPC Code Constraints To Aid Recovery of Symbol Timing
Performance would approach within ≈ 0.2 dB of that of perfect timing.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A method of utilizing information avail-
able in the constraints imposed by a low-
density parity-check (LDPC) code has
been proposed as a means of aiding the re-
covery of symbol timing in the reception
of a binary-phase-shift-keying (BPSK) sig-
nal representing such a code in the pres-
ence of noise, timing error, and/or
Doppler shift between the transmitter and
the receiver. This method and the receiver
architecture in which it would be imple-
mented belong to a class of timing-recov-
ery methods and corresponding receiver
architectures characterized as pilotless in
that they do not require transmission and
reception of pilot signals.
Acquisition and tracking of a signal of
the type described above have tradition-
ally been performed upstream of, and
independently of, decoding and have
typically involved utilization of a phase-
locked loop (PLL). However, the LDPC
decoding process, which is iterative, pro-
vides information that can be fed back
to the timing-recovery receiver circuits
to improve performance significantly
over that attainable in the absence of
such feedback. Prior methods of cou-
pling LDPC decoding with timing recov-
ery had focused on the use of output
code words produced as the iterations
progress. In contrast, in the present
method, one exploits the information
available from the metrics computed for
the constraint nodes of an LDPC code
during the decoding process. In addi-
tion, the method involves the use of a
waveform model that captures, better
than do the waveform models of the
prior methods, distortions introduced
by receiver timing errors and transmit-
ter/receiver motions. 
An LDPC code is commonly repre-
sented by use of a bipartite graph contain-
ing two sets of nodes. In the graph corre-
sponding to an (n,k) code, the n variable
nodes correspond to the code word sym-
bols and the n-k constraint nodes repre-
sent the constraints that the code places
on the variable nodes in order for them to
form a valid code word. The decoding
procedure involves iterative computation
of values associated with these nodes. A
constraint node represents a parity-check
equation using a set of variable nodes as
inputs. A valid decoded code word is ob-
tained if all parity-check equations are sat-
isfied. After each iteration, the metrics as-
sociated with each constraint node can be
evaluated to determine the status of the as-
sociated parity check. Heretofore, nor-
mally, these metrics would be utilized only
within the LDPC decoding process to as-
sess whether or not variable nodes had
converged to a codeword. In the present
method, it is recognized that these metrics
can be used to determine accuracy of the
timing estimates used in acquiring the
sampled data that constitute the input to
the LDPC decoder. In fact, the number of
constraints that are ‘satisfied’ exhibits a
peak near the optimal timing estimate.
Coarse timing estimation (or first-stage es-
timation as described below) is found via a
parametric search for this peak.
The present method calls for a two-
stage receiver architecture illustrated in
the figure. The first stage would correct
large time delays and frequency offsets;
the second stage would track random
walks and correct residual time and fre-
quency offsets. In the first stage, con-
straint-node feedback from the LDPC
decoder would be employed in a search
algorithm in which the searches would
be performed in successively narrower
windows to find the correct time delay
and/or frequency offset. The second
stage would include a conventional first-
order PLL with a decision-aided timing-
error detector that would utilize, as its
decision aid, decoded symbols from the
LDPC decoder.
The method has been tested by means
of computational simulations in cases in-
volving various timing and frequency er-
rors. The results of the simulations ined
in the ideal case of perfect timing in the
receiver.
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Two Stages of Timing Recovery would be effected by corresponding two signal-processing loops.
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